Completed Computing & AI
System cache organisation using 3D stacked chiplets
About this grant
This summary is based on the grant title only — the full abstract was not available.
No substantive source abstract was published for this research project funded by InnovateUK.
View the original record at the funder ↗
Related Research
Grants with similar aims, by meaning.
Fine-Grain Parallel Cellular Processor Arrays in 3D Silicon Technologies
Chiplet cOOling solutions for Low-consumption emBedded pRocessing AI at Nanoscale
Compiling for Energy Efficiency in Multicore Memory Hierarchies
Design, fabrication and characterisation of arrays of low-voltage, non-volatile, III-V memories
Parallel Heterogeneous Integration of III-V Devices on Silicon Photonic Chips
Original classification
Fast TrackPlain English summaries and category classifications on this site are generated by AI and may not perfectly reflect the original research. Is something wrong? Let us know